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1. Introduction
The development of new integrated high-speed Si receivers is requested for short distance
optical data link and emerging optical storage (OS) systems, notably for the Gb/s Ethernet
standard [1] - [8] and Blue DVD (Blu-Ray, HDDVD) [3], [4], [9]. As requirements on band‐
width, gain, power consumption as well as low read-out noise and cost are quite severe, an
optimal design strategy of a monolithically integrated solution, i.e. with on-chip photodetec‐
tor and transimpedance amplifier (TIA), is required.
In optical communication, however, non integrated detectors are usually employed [2] - [8]
since the particular indirect energy band properties of Silicon make this semiconductor not
very efficient for optical reception at 850nm wavelength. As Si is the most widely used and
low cost semiconductor material in electronics and due to the availability of low-cost 850nm
transmitters, there is yet a great interest and challenge to integrate such receivers. 1 to 10
Gb/s, high sensitivity and low complexity, low-cost silicon photodetectors for the monolith‐
ic integration of optical receivers for short distance applications at 850nm are really an is‐
sue  as  the  Si  absorption  thickness  required  for  high-speed  (low  transit  time  and  low
capacitance)  favors  thin-film technologies  for  which the  responsivity  is  low.  Some solu‐
tions exist but at the price of more costly and complex fabrication processes [10-16]. At the
system level, owing to its low dark current (pA range) [17], low capacitor (10fF) for the pho‐
todetector [1] and possibility to integrate this detector with high-performance low-capaci‐
tance  transistors,  global  thin-film  SOI  monolithically  integrated  photoreceivers  have
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potentially higher gain and lower noise performances which in turn, as we will show here,
can increase the IC-sensitivity and alleviate this requirement on the photodetector itself. Fur‐
thermore only SOI photodiodes have so far achieved bandwidth compatible with the 10Gb/
s specification and even higher data rate among the "easy to integrate" Si photodetectors [1],
[15], [16] and [18].
In the blue and UV wavelengths, these diodes achieve a high responsivity [17] and then com‐
bine all the advantages of high speed, low dark current and finally high sensitivity [1]. This
makes SOI receivers the best candidate for blue DVD applications and future optical storage
generation. This also suggests that blue wavelength for multi Gb/s short reach optical commu‐
nication could be used in a near future under the condition that the recent progresses in blue
emitting sources make them available [17, 19].
We present here a top-down design methodology, fully validated by Eldo circuit simulations
[20] and experimental measurements, which allows to predict and optimize, starting from the
speed requirements and the technological parameters, the architecture and performances of
the receiver. Our approach generalizes the one proposed in [21] to all inversion regimes. In ad‐
dition our design strategy is based on the gmid  methodology [22] and allows one to optimize the
diode and the transimpedance in a simultaneous way. Thanks to this modeling and the low ca‐
pacitance of thin-film integrated SOI photodiodes, we have optimized various monolithic op‐
tical  front-end  suitable  for  1  to  10  Gb/s  short  distance  communication  or  Blue  DVD
applications that show the potentials of 0.13μm Partially-Depleted (PD) SOI CMOS implemen‐
tation in terms of gain, sensitivity, power consumption, area and noise.
In section 2 (Optical Receivers Basics), the simple resistor system is first presented as well as its
limitations. The transimpedance amplifier is then introduced and its basic theory and concepts
such as transimpedance gain, bandwidth and stability are derived. Important parameters to
compare transimpedance amplifiers are also discussed as well as architectures most often used
in the high speed communication area. Then in section "Design of Multistage Transimpedance
Amplifiers", we present our top-down methodology to design transimpedance amplifiers in
the case where the voltage gain of the voltage amplifier used in the TIA is independent of the
feedback resistor Rf. This is usually the case when the TIA bandwidth is not too close to the
transistors frequency limit ft of a given technology and leads to a multi-stage approach. Our de‐
sign procedure is then applied to the design of a 3 stages 1GHz bandwidth transimpedance
amplifier in a 0.13 μm PD-SOI CMOS technology. Finally, in section "Single stage Transimpe‐
dance Amplifier Modeling", we present a top-down methodology to design transimpedance
amplifiers when the voltage gain depends on Rf. This is the case for very high-speed single-
stage transimpedance amplifiers. Our design procedure is then applied to the design of a sin‐
gle stage 10GHz bandwidth transimpedance amplifier in a 0.13 μm PD-SOI CMOS technology
and to the design of a 1GHz bandwidth single stage TIA in a 0.5 μm FD-SOI CMOS technology.
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2. Optical Receivers Basics
2.1 The simple Resistor Optical Receiver
The optical  receiver is  a  key element in the optical  link.  It  performs the optical  to elec‐
trical  conversion.  The  receiver  consists  of  a  photodetector  followed by  a  preamplifier
and  eventually  one  or  more  post-amplifiers.  The  performance  of  an  optical  receiver  is
mainly determined by the preamplifier - photodiode combination. In high-speed commu‐
nication links,  the two most important specifications are speed and sensitivity.  In many
cases,  the  speed  is  fixed  by  the  application,  while  the  sensitivity  has  to  be  maxi‐
mized. The ultimate limitation is  noise.  The main noise sources are the photodiode and
the preamplifier. In a good design, the latter contribution is minimal. Little noise is add‐
ed when no active components are used in the preamplifier. This is the case for the sim‐
plest  preamplifier  possible  presented in  fig.  1a:  a  simple  resistor  RL  that  performs both
the  current  -  voltage  conversion and the  preamplification.  In  this  figure,  the  simple  re‐
ceiver  is  followed by a  buffering amplifier  with gain A.  Its  major  drawback is  the lim‐
ited maximal  achievable  bandwidth when low noise  is  important.  For  an  input  current
iph,  the  output  voltage  of  the  simple  optical  receiver  of  fig.  1  a)  is  given  by:
Figure 1. a) Simple photodiode-resistor receiver, followed by a voltage amplifier. b) Transimpedance Amplifier.
vout = RL .iph .( 11 + s.RL .(Cph + CinA) ).A (1)
in which Cph is the total photodiode capacitance and CinA is the input capacitance of the volt‐
age amplifier. The bandwidth of this simple receiver is thus given by:
BW Rdiode = 1RL .(Cph + CinA) (2)
The bandwidth is limited by Cph which is often much bigger than CinA and the transimpe‐
dance-gain RL of the very first stage. As a result, the required bandwidth constrains the max‐
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imal transimpedance-gain RL and accordingly the achievable sensitivity of this receiver.
Indeed, the equivalent input noise current spectral density of this front-end is given by [21]:
dieq,R2¯ (w)= 4.kTRL +
|1 + s.RL .(Cph + CinA)|2
RL2 .SvgAmp
2 (3)
in which the first term is due to the resistor and the second term to the voltage amplifier.
The noise of the latter is concentrated in the equivalent spectral density voltage source at the
gate of the input transistor, SvgAmp. As the noise is inversely proportional to RL, low-noise
operation implies that the pole is located at a relatively low frequency. This receiver is there‐
fore not suitable for high speed communication applications. To achieve high speed in com‐
bination with a large resistor, the latter is used as a feedback resistor with an inverting
voltage amplifier. The resulting structure is a transimpedance amplifier.
2.2 The Transimpedance Amplifier
The transimpedance amplifier (TIA) (fig. 1b) is the most widely used preamplifier for high-
speed optical receivers. It is based on an inverting voltage amplifier with open-loop gain A
and a feedback resistor Rf to convert and amplify the input current iph from a photodiode to
an output voltage vout. The transimpedance amplifier is a circuit with shunt-shunt feedback.
As a general rule, this reduces both the amplifier input and output impedances by the loop-
gain of the amplifier [23]. In turn, this reduction of input impedance allows one for improv‐
ing the sensitivity and speed trade-off, we faced in the simple resistor amplifier. In this
section, various important aspects of transimpedance amplifiers are analyzed.
Figure 2. a) Frequency response shape for 2 distant (฀), close (peaking) (-฀), and complex conjugate(- -) poles and b)
Transimpedance Amplifier divided in direct and feedback paths.
2.2.1 Bandwidth of the Transimpedance Amplifier
To analyze the TIA frequency behavior, the most important capacitors have been included
in fig. 1b. The total input capacitance of the circuit CinT consists of the photodiode capaci‐
tance Cph, eventually with its associated parasitics, and the voltage amplifier input capaci‐
tance CinA. The output capacitance CoutT is the sum of the amplifier output capacitance CoutA
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and the input capacitance of the subsequent stage, Cnext. The closed-loop transimpedance-
gain is given by:
Zcl
vout
iph =
A
A + 1 .Rf −
RoutA
A + 1
1 + s.( (Rf + RoutA).CinTA + 1 + RoutA.CoutTA + 1 ) + s 2. Rf .CinT .RoutA.CoutAA + 1 (4)
For a well designed voltage amplifier with sufficiently large gain A and small output impe‐
dance R out this can be simplified to:
Zcl≃
Rf
1 + s.( Rf .CinTA + RoutA.CoutAA ) + s 2. Rf .CinT .RoutA.CoutAA (5)
This compares well with the simplified transfer function of a system with two well separat‐
ed real poles p1 and p2, which is given by [24]:
T2≃
To
1 + sp1 +
s 2
p1.p2
(6)
The TIA dominant pole p1 can theoretically be situated either at the input or at the output
node. In between those two extreme cases, both poles approach each other and give rise to a
complex conjugated pole pair. This intermediate poles placement is best avoided as it results
in a bump in the frequency response with overshoot and long settling times of the transients
[24] (see also fig. 2a).
In the case of high speed circuits where the diode capacitance Cph usually dominates the oth‐
er capacitances and where we try to have the resistance Rf value as high as possible to in‐
crease the transimpedance-gain, the dominant pole is usually located at the input node and
the transimpedance bandwidth is then given by:
BW trans≃ ARf .CinT (7)
Comparing this bandwidth with that given by the simple resistor amplifier one (eq. 2), we
see an improvement by a factor A of the transimpedance-gain-bandwidth product of the
transimpedance amplifier. This means that for a given bandwidth, a TIA will have a transi‐
mpedance gain increased by A compared to the simple resistor amplifier. To be stable the
gain A has however to be constrained, as we will see below.
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2.2.2 Stability of the Transimpedance Amplifier
As the transimpedance amplifier contains a feedback loop, its stability has to be assured. To
analyze this problem, the shunt-shunt feedback amplifier is presented by its equivalent cir‐
cuit of fig. 2b [23]. From this figure, the open-loop gain and the feedback factor are easily
derived:
TopenLoop≃ −A.Rf . 11 + s.Rf .CinT .
1
1 + s.RoutA.CoutT β = −
1
Rf (8)
The loop gain, which is an important factor in the amplifier stability analysis is given by:
T loop =TopenLoop.β≃A. 11 + s.Rf .CinT .
1
1 + s.RoutA.CoutT (9)
To obtain a stable system, the non-dominant pole of the amplifier loop gain has to be suffi‐
ciently higher than the 0 dB crossing frequency, which is given (the dominant pole is as‐
sumed at the input node) by:
wT loop,0dB≃
A
Rf .CinT (10)
The latter is equal to the TIA closed-loop bandwidth (Eq. 7). Actually, the equivalence of
these two equations demonstrates that a TIA behaves as a voltage amplifier in unity-gain
feedback configuration. The stability analysis of both structures is therefore identical [21]. To
achieve a reasonable phase-margin, non-dominant poles have to be sufficiently higher than
the receiver bandwidth. This implies for the second pole in this structure [24]:
1
RoutA.CoutT ≥X A.
A
R f .CinT (11)
where XA is a factor ranging from 2 to 3 depending on the required phase margin [25]. In
general, some extra poles may be present on the internal nodes of the voltage amplifier.
These must obviously also be considered during the design and be placed at sufficiently
high frequencies to guarantee stability. These requirements ultimately limit the maximal
achievable transimpedance-gain and bandwidth.
To summarize, the transimpedance amplifier allows one, owing to its feedback mechanism,
to increase the frequency of the dominant pole to a value that is A times higher that the one
we would have with a simple resistor. However, by increasing the gain A, the dominant
pole approaches the second pole. In order to avoid stability problems, we have to limit the
gain A such that the dominant pole stays around 3 times smaller that the second pole (the
factor 3 corresponds to the classical 60° phase margin condition in open loop configuration).
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2.3 Comparison of Transimpedance Amplifiers
In analogy with the gain-bandwidth product used for an amplifier, the transimpedance-gain
(Rf) - bandwidth (BWtrans) product or ZBW has been proposed as the parameter that meas‐
ures both the speed and the sensitivity performance of the transimpedance amplifier [21]:
ZBW ≃Rf .BW trans≃ ACinT (12)
In a given device, ZBW is a constant. This tells us that, to some extent, transimpedance gain
can simply be traded for bandwidth and vice-versa by tuning the feedback resistor. This
substitution is only limited by stability considerations. The maximal achievable bandwidth
has to be a factor smaller than the first non-dominant pole of the receiver to maintain suffi‐
cient phase-margin. This factor of merit also emphasizes the need in critical high speed ap‐
plications for photodiodes integrated on chip along with the receivers which can reduce the
photodiode capacitance drastically (by a factor up to ten times) by removing the bonding
capacitor. SOI has here an advantage over other Si integrated technologies for high speed
applications (e.g. 10 GBps) because both the photodiode and the amplifier will have smaller
capacitances, and also because SOI photodiodes themselves can achieve such high transit
time frequencies [1].
2.4 Architecture of Transimpedance Amplifiers
Transimpedance amplifier may differ by the kind of voltage amplifiers they use. In the high-
speed communications field, two amplifier architectures are mostly used: the single transis‐
tor voltage amplifier (STVA) and the CMOS inverter used as an amplifier. A three stages
TIA version of both cases is shown in fig. 3a and b. The inverter case has the advantage of
auto biasing (the current depends on the gate voltage and the size of the P and NMOS tran‐
sistor) and then requires no additional bias circuit. The inverter based amplifier has, howev‐
er, less design flexibility as the gate voltages of the PMOS and NMOS transistors are equal,
on the contrary to the case of the SVTA circuit. In very high speed applications, in order to
improve crosstalk immunity, differential versions of the transimpedances are also employed
and then differential pairs or two single inverters with a dummy branch can be used [26],
[27] and [7].
Figure 3. Schematic view of a 3 stages a) SVTA and b) CMOS inverter TIA.
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One can distinguish different type of TIAs by their number of stages. Typical designs use
either a single-stage or multi-stage approach. It can be shown [21] and will be further devel‐
oped that applications requesting a high bandwidth compared to the technology's ft are lim‐
ited to single-stage amplifiers as there is no room for placing the extra poles that are
inevitably introduced by the multiple-stage designs. However, for frequencies at least 20 to
30 times lower than ft, a multi-stage design is the way to go.
3. Design of Multistage Transimpedance Amplifiers
3.1 Optimizing the number of stages of STVA transimpedance amplifiers
We will now describe our methodology to optimize the stages number N that maximizes the
voltage gain in transimpedance amplifiers based on N identical STVA amplifiers. It is based
on the gmid  methodology and generalizes to all regimes of inversion the methodology of In‐
gels [21] that was developed for strong inversion (when we can assume that Cgs = 23 ⋅Cox ).
Extension to the CMOS Inverter or the differential pair TIA is quite straightforward. The
gain of a single SVTA stage is given by:
ANsi =
gm1
gout = ( gmId )1.V ea.L eq (13)
where Vea is the Early voltage by μm of length and Leq is an equivalent length in μm. In the
case of the amplifier of figure 3a, we have:
L eq = L 1.L 2L 1 + L 2 (14)
The whole gain of the amplifier is then:
ANs = AN siN (15)
For the single stage amplifier, with the dominant pole at the input and only one non-domi‐
nant pole at the output, the condition of stability was given by eq. 11. In the case of a multi-
stages amplifier, we now have a multiple pole roll-off. To achieve same phase margin with a
N pole roll-off than with a single pole, we must now place each of these N poles at a fre‐
quency XN.XA higher than the dominant pole frequency. XN is given by [21]:
arctan ( 1XA )= N .arctan ( 1XN .XA ) (16)
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As XA has to be larger than 2 to 3, XN is approximately equal to N while:
tan(x)≃ x x≪1 (17)
As a result, the ith stage bandwidth of the N-stages voltage amplifier used in a TIA has to be
at least (the drain capacitance of transistor M2, Cd2 has been neglected here. This will be ad‐
dressed latter):
BW N si =
gouti
Cd1,i + Cgs1,i+1 ≥XN .XA.BW trans
(18)
By multiplying both sides of this equation by the gain of 1 stage, ANsi, and isolating the gain
on the right side, we obtain that to be stable the gain of 1 stage has to be lower than:
AN si ≤
GBW N Si
XN .XA.BW trans (19)
GBWNsi is the gain-bandwidth product of an individual stage i:
GBW N Si = AN si.BW N si =
gm1,i
Cd1,i + Cgs1,i+1 (20)
By introducing:
ft = gm12πCgs1 =
gm
I d1 idn1
2πCgso1L 12
=
f 1(( gmId )1)
L 12
(21)
XC≃
Cd1
Cgs1 =
Cox.lov + Cxjo.X j + Cdgo1.L 1
Cgso1L 1 = f 2((
gm
Id )1, L 1) (22)
where the parameter ft in function of the normalized drain current, idn, or of the parameter
gm/Id, is a technological curve for a given length which tends towards a maximum in strong
inversion. XC is also a technological curve which depends on the transistor inversion degree
and is minimum in strong inversion. We can then rewrite GBWNsi and the stability condition
on the maximum value of the gain as a function of a technological curve vs. the inversion
degree of the transistor:
GBW N Si =
2.π. f t
1 + XC (23)
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AN si ≤
2.π. f t(1 + XC).XN .XA.BW trans (24)
This last equation combined with the equation of the gain ANsi (eq. 13) allows us to write the
following condition on ( gmId )1 for a given BWtrans, a given N, and a given XA:
( gmId )1≤ 2.π. f t(1 + XC).XN .XA.BW trans.V ea.L eqi = f Nstab(( gmid )1) (25)
This implicit equation of ( gmId )1 can be solved recursively. We start with a minimum value
of ( gmId )1 , imposed when the gate to source voltage is at is maximum value, i.e. Vdd, com‐
pute fNstab for this ( gmId )1 and then compare the two values. If ( gmId )1 is lower than fNstab, we
then increase ( gmId )1 , compute a new fNstab and compare and iterate while ( gmId )1 stays lower
than fNstab or while ( gmId )1 is lower than the maximum ( gmId )1 available in the technology. In
this last case the gain will not be limited by the stability but by the feasibility.
The method is illustrated graphically in fig. 4. As the fNstab vs. ( gmId )1 curves are shifted down
by increasing N, the optimal value of ( gmId )1 , i.e. ( gmId )1max  , related to the maximum voltage
gain decreases with the number of stages. The gain of each single stage is then decreased
(eq. 13), while the overall gain can still increase as we add more stages (eq. 15). We see that
in term of voltage gain, an optimal value of stages Nopt exists. In fig. 4a, we can see that for a
bandwidth of 1GHz in a typical 0.13μm PD-SOI technology, eq. 25 features a solution in
terms of ( gmId )1max  for N greater than 1 owing to the sufficient value of the ratio ft over fttrans
(This ratio is not constant over the ( gmId )1 range but is around 130 for its maximum value
(ftmax/fttrans)). Therefore, the curve of ( gmId )1max  vs. N can be calculated (fig. 5 (a)). The total volt‐
age gain, ANs, vs. N and the optimal number of stages, Nopt, can be deduced from there (fig. 5
(b)). In the case of fig. 5 (b), Nopt is equal to 9. In the case of fig. 4b, if we increase the transi‐
mpedance bandwidth specification to 10 GHz and then work at ftmax/fttrans ratio of about 10, eq.
25 has no solution for N greater than 1 and Nopt is then equal to 1 (To have stable solutions
for N greater than 1 would require in fact to have ( gmId )1 lower than its minimum value).
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Figure 4 {a) fNstab vs.( gmId )1 (eq. 25) for BWtrans=2.π.1GHz, XA=3 and ST 0.13μm PD-SOI technology. While the ( gmId )1
curve is below the fNstab curve, the system is stable. The optimal ( gmId )1 that is related to the maximum voltage gain is at
the intersection of these two curves. As the fNstab curves are shifted down by increasing N, the optimal value of ( gmId )1
decreases with the number of stages. b) same but for BWtrans=2.π.10GHz. As the fNstab curves have been shifted down
by a factor of 10 due to the 10 times higher transimpedance bandwidth compared to a), increasing N is not possible
any more and only a single stage transimpedance with low ( gmId )1 can fulfill the stability requirements.
Figure 5. a) Evolution of ( gmId )1max  and b) total amplifier voltage gain ANs (b) vs. N for BWtrans=2.π.1GHz, XA=3 and ST
0.13μm PD-SOI technology.
3.2 Current mirror impact on optimal stages number and gain
We have neglected so far the current mirror drain capacitance, Cd2, in the calculation of theoutput pole as it gave us useful indications on the maximal gain vs. the number of stages for
a given transimpedance bandwidth without having to choose neither W1 nor W2. However,
Cd2 can lead to significant and unacceptable loss in phase margin. As the drain currents ofM1 and M2 are the same, we can relate W2 to W1 by:
W 2= idn1idn2 .
L 2
L 1 .W 1 (26)
and then introduce a factor XC2 independent of W1 and W2 to add to Xc:
Design of Multi Gb/s Monolithically Integrated Photodiodes and Multi-Stage Transimpedance Amplifiers in Thin-Film
SOI CMOS Technology
http://dx.doi.org/ 10.5772/50531
341
XC2≃
Cd2
Cgs1 =
Cgd o2.L 2 + Cox.lov + Cxjo.X j
Cgso1L 1 .
idn1
idn2 .
L 2
L 1
XC2 = f (( gmId )1, ( gmId )2, L 1, L 2)
(27)
As L1 and L2 are usually kept to their minimum value in order to minimize capacitances
and area and to maximize speed performances, the maximum value of ( gmId )1 has now a de‐
pendency on ( gmId )2 due to the term XC2:
( gmId )1≤ 2.π. f t(1 + XC + XC2).XN .XA.BW trans.V ea.L eqi = f Nstab* (( gmId )1, ( gmId )2) (28)
The selection of ( gmId )2 results in a trade-off between dynamic range and other performan‐
ces. To keep W2 small compared to W1, and then keep negligible the effect of the degrada‐
tion of XC2 on ( gmId )1max  , and thus on the gain and on Rf, we see that we need idn2 to be large
compared to idn1. This implies to have ( gmId )1 larger than ( gmId )2 and bias the mirror in strong
inversion. However, this reduces the dynamic range by increasing the saturation voltage of
the mirror Vdssat2. In strong inversion, the latter can be approximated by:
Vdssat2 =
2( gmId )2 (29)
Once ( gmId )2 has been chosen, we can deduce ( gmId )1max  and the maximum number of stages
from the maximum voltage gain as done earlier. As can be seen on fig. 6, the optimal number of
stages for the gain is now reduced from 9 to 3 when taking into account the correction due to
the capacitance of the mirror. Indeed, ( gmId )1max  now decreases more rapidly with N as, for a
fixed ( gmId )2 , XC2 increases with N due to the decrease of the ratio idn1/idn2 with ( gmId )1 . This in‐
dicates that the mirror has a more detrimental effect when increasing the number of stages,
which can be observed when comparing the values of ( gmId )1max  vs. N on fig. 6c) and fig. 5b).
These values are nearly identical until N=3. This indicates that, as long as its size is kept small
because of a good ( gmId ) ratio, the mirror has a relatively small influence while for N greater
than 3, the capacitance of the mirror dominates the output capacitance and totally degrades the
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performances. Once the number of stages has been chosen, we still have to choose W1. This can
be done by optimizing noise, area and power consumption.
Figure 6. a) f Nstab*  vs. ( gmId )i1 (eq. 28), b) evolution of ( gmId )1max  , and c) total amplifier voltage gain ANs vs. N.
BWtrans=2.π.1GHz, XA=3, ( gmId )2 = 2.5 V-1, and ST 0.13μm PD-SOI technology.
3.3 Noise
To analyze the TIA noise performance, we have to consider its major noise sources which
are the feedback resistor, Rf, thermal noise, modeled by the voltage noise source, SvRf2  and
the voltage amplifier noise. The latter is concentrated in the voltage noise source at the gate
of the input transistor of the amplifier (gate of M1 of the first stage), SvgAmp2  . The power
spectral density of the feedback noise source is given by:
SvRf2 ( f )=4kT .Rf (30)
For the amplifier power spectral density referred to its input, in a first approximation, we
can only take into account the noise of the first stage, as, from stage to stage, the relative im‐
portance of the noise of each subsequent stage is approximatively divided by the gain of
each preceding stage. SvgAmp2  is then given by:
SvgAmp2 ( f )≃Svg12 + 2.( ( gmId )2( gmId )1 )2.Svg22 (31)
where Svg12 and Svg22 are the power spectral densities of the equivalent voltage noise sour‐
ces at the gate of first stage transistors M1 and M2 respectively. A factor 2 was introduced
for Svg22 terms, as we assumed that M2 was biased by an identical mirror transistor. In tran‐
simpedance design where the TIA bandwidth is usually high compared to the corner fre‐
quency, i.e. the frequency at which the 1/f noise of the transistors becomes negligible in
comparison with the thermal noise, we can neglect the 1/f terms in Svgi2 and express:
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Svgi2( f )≃Svg1th2 =
4kT
gmi .n.αα =
2
3 + (( gmid )i.n.U t)2 (32)
where the parameter α has the well known 2/3 value in strong inversion and 1/2 in weak
inversion [28]. We then derive:
SvgAmp2 ( f )≃ 4kTgm1 .n.α1.(1 + 2. ( gmId )2( gmId )1 . α2α1 )= 4kTgmeq .α1 (33)
The total TIA output noise power spectral density is finally given by:
Svout2 ( f )≃
SvRf2 + |1= s.Rf .CinT |2 .SvgAmp2|1 + s. Rf .CinTANs |2 .|1 + s.RoutA.CoutT |2.N (34)
To compare with the noise of the simple resistor system (eq. 3), we can calculate the equiva‐
lent input referred current noise power spectral density of the transimpedance amplifier:
Siin2( f )≃ 4kTRf +
|1 + s.Rf .CiNT |2
Rf2 .SvgAmp
2 (35)
As Rf is A (the voltage gain) times higher than RL for same bandwidth and same input ca‐
pacitance, the TIA noise power is reduced by about a factor A. The shape of Svgout2  vs. f is
plotted in fig. 7a. At low frequencies, the noise is usually dominated by the resistor noise
(Rf > > 1gm1  ):
Figure 7. a) Svout2 ( f ) vs. f for W1=1μm. b) iph for W1=4μm. BWtrans=2.π.1GHz, XA=3, ( gmId )2 = 2.5 V-1 and ST 0.13μm PD-
SOI technology.
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2 2
2 2.
( ) ( ) .|1 . | .|1 . . |
f
Rf
R
out out
f inT N
outA outA
Ns
SvSv f Sv f R Cs s R CA+ +
; ; (36)
However, at medium frequency in the bandwidth of the transimpedance, the amplifier con‐
tribution to the noise Svoutamp2  which is:
2 2
2
2 2.
|1 . . | .( ) .|1 . | .|1 . . |Amp
f inT Amp
out
f inT N
outA outT
Ns
s R C SvgSv f R Cs s R CA
+
+ +
; (37)
exhibits a zero at the frequency 12.π.Rf .Cin  which raises it to a maximum plateau value
where Svoutamp2  is increased by a factor ANs2  compared to its low frequency value in the fre‐
quency range between the TIA and amplifier bandwidth. The RMS value of the output noise
is given by:
,
2
0
( )out TIAn outv Sv f df
¥ò; (38)
To simplify the calculations, as was done in [21], the complete integral is approximated by
the sum of three components. They are, respectively:
• the integral of the noise of the feedback resistor, which we can approximate by:
,
2
20
4 . .
|1 | .out R f
f
n
trans
kT Rv dfjw
BW
¥
+ò; (39)
Since:
020
1 . .[arctan( )] .2. 21 ( . ) trans transtrans
trans
wdf ft ftftfBW
p
p
¥
¥= =
+ò (40)
we have:
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vnout ,Rf
2 ≃4kT .Rf . π2 f ttrans =
kT
CinT .ANs (41)
• the integral of the noise of the amplifier up to the transimpedance amplifier bandwidth,
which can be approximated by:
, 1
3
2 2 2 2 2 2 2
0
|1 . . | . . .( .(2. ) . . )3
trans
out Amp
ft
trans
n f inT Amp Amp trans f inT
ftv jw R C Svg df Svg ft R Cp+ = +ò; (42)
This can be rewritten as:
vnout ,Amp12 ≃
kT
CinT .
ANs
gmeq.Rf .α1.
2
π (1 + ANs26.π ) (43)
• the integral of the amplifier noise from the transimpedance amplifier bandwidth up to in‐
finity, which we can approximated by:
, 2
2 2
2
2.
. .
|1 |out Amp trans
i
Ns Amp
n Nft
NS
A Svgv dfjw
BW
¥
+ò; (44)
Since [29]:
2 2 10 0
1 2. 3 1. . .2. 2. 2(1 ( . ) ) (1 ( ) )
S ii
N N
N Ns
Ndw dffNfBW ft
p
¥ ¥
-
-= -+ +ò ò (45)
by defining:
an =∏k=2
N 2k −3
2k −2a (46)
we have:
vnout ,amp22 ≃ANs2 .SvgAmp2 .(an π2 f tN si − f ttrans)= kTCinT . ANs3gmeq.Rf .α1(an.XN .XA− 2π ) (47)
Finally, the TIA RMS value of the output noise is given by:
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vnout ,TIA = vnout ,Rf
2 + vnout ,amp12 + vnout ,amp22
= kTCinT .ANs 1 +
α1
gmeq.Rf .( 2π + ANs2 (an.XN .XA− 2π .(1− 16.π )))
= kTCeq . 1 + f amp
(48)
The kTCeq  dependency of the noise is usual and conform to the theory of system in feedback
loop. To reduce the amplifier contribution (famp) to the output noise, we see that we need a
value of gmeq (and then of gm1) as well as a value of Rf as high as possible. The RMS value of
the equivalent input noise current reduces with Rf and is given by:
inin ,TIA =
vnout ,TIA
Rf (49)
It can be easily verify that for same bandwidth and same input capacitance, the input noise
current reduces by about a factor ANs . This confirms that the input noise power of the
transimpedance amplifier is reduced by about a factor ANs compared to the simple resistor
system. Additional noise sources arise from the photodiode dark current Idark, the dark cur‐
rent shot noise, inin,dark and the photocurrent shot noise itself inin,ph. The latter is inherent to
the mechanism of photodetection and set the ultimate detection threshold of the ideal detec‐
tor. We have:
inin , ph = 2.q.I ph .
π
2 f ttransinin ,dark = 2.q.Idark .
π
2 f ttrans (50)
Idark can be calculated from [17] and is, for a typical SOI diode with a total length and width
of 50μm, smaller than 10-12A. From eq. 50), this yields a dark current shot noise of around
10-11 A for a transition frequency of 1GHz. Both are usually negligible when compared to the
other sources of noise. The total input noise is given by:
inic = i 2 + i 2 + i 2 (51)
As illustrated in fig. 7b, the transimpedance readout noise usually dominates at low input
current, while at high input current it is the photocurrent shot noise that dominates.
3.4 BER, sensitivity and dynamic range
In order to achieve a given BER (Bit Error Rate), iph must be at least a factor Q times larger
than the RMS value of the input noise. For a typical BER of 10-12, Q must be equal to 7.
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By definition, the sensitivity, S, is equal to the minimum input power to achieve a given
BER. Since iph=R.Pin, the sensitivity is given by:
S =
7.inin
R (52)
where R is the responsivity of the photodiode. It can be calculated with the model devel‐
oped in [17]. To ensure that the receiver can achieve the required BER, we must have:
S ≤Pinmax (53)
where Pinmax is the maximum input power before saturation of the receiver (due to its dynam‐ic range limitation). In the dark, the current flowing through Rf is negligible and the output
voltage is about equal to the gate voltage of M1. When a photocurrent iph crosses Rf, the max‐
imum reachable output voltage is Vdd, the supply voltage, minus the saturation voltage of
the transistor M2, Vdsat2. We can derive the maximum photocurrent and from there the maxi‐mum input power before saturation of the receiver:
I ph max =
Vdd −V dsat2−V g1
Rf Pinmax =
I ph max
R (54)
3.5. Power consumption
The power consumption of the TIA is equal to the power consumption of the N stages plus
the power consumption of the biasing branch:
Ptot =(N + 1).Vdd .Id =(N + 1).Vdd . W 1L 1 .idn1 (55)
For a given W1, the power consumption increases with N due to the increased number of
stages but also due to the increase of power consumption per stage related to the decrease of( gmId )1 and the related increase of idn1 with N for for a given transition frequency. Once N
and the related ( gmId )1 have been chosen, the power consumption linearly increases with
W1.
3.6 Diode capacitance Optimization
The diode capacitance Cph must be accounted for when optimizing the detector. As dis‐
cussed in [1], Cph is proportional to the diode area, Ad, which is fixed by the diameter D of
the optical fiber that carries the light signal, and inversely proportional to the length Li of the
intrinsic zone. To decrease this capacitance, we could increase Li. However this increases the
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transit time of the carriers in the diode and thus decreases its cut-off frequency f ctr [1]. Wewill then fix the value of Li such that fctr> fttrans where fttrans is the desired cut-off frequency ofthe receiver. Note that as fctr depends on the bias of the diode [1], which is equal to the gate
voltage of the input transistor, M1, of the amplifier, Li and Cph depend on ( gmId )1 . The choice
of Li fixes the capacitance Cph and the number of finger, m, of the diode, and influences Cin.
As the amplifier gain is chosen to fulfill the stability requirements, the value of Rf is then
adapted in order to maintain the RC frequency of the dominant pole.
3.7 Design of a 1GHz, 3 stages SVTA Transimpedance Amplifier in 0.13 μm PD-SOI
CMOS technology
We will now apply the design methodology presented above to the design of a 1GHz, 3-
stages SVTA transimpedance amplifier in a typical 0.13 μm PD-SOI CMOS technology. The
model has been implemented using Matlab. We assume that the photodiode has a total
length and width of 50μm, which is typical. We first have to choose a value for ( gmId )2 based
on Matlab results of fig. 8. As explained above, by increasing ( gmId )2 , the ratio of W2W1  in‐
creases, and XC2 increases compared to XC. As a result, the maximum value of ( gmId )1 that we
can choose to ensure stability also decreases. While the ratio of W2W1  remains sufficiently
small with regard to 1, the output voltage swing can be increased significantly by increasing( gmId )2 , while the other performances are only slightly degraded. This can be useful to en‐
sure proper dynamic range margin and reliability against statistical variations on Vth. How‐
ever, the ratio of W2W1  vs. ( gmId )2 has a very sharp transition around 3.1 and all the
performances, even the dynamic range (as ( gmId )1 collapses), are greatly degraded after this
transition. The mirror suddenly becomes too big compared to M1. A ( gmId )2 of 2-2.5 seems to
achieve a reasonable trade-off.
Once we have chosen the value of ( gmId )2 , the value of ( gmId )1 is determined by eq. (28). We
still have to determine the value of W1 based on model results of fig. 9. If we increase W1,
the bias current increases as ( gmId )1 and then idn1 are constant. As the bias current increases
and ( gmId )2 and then idn2 are constant, W2 also increases with W1. Since W1 and W2 are in‐
creased, the input capacitance is increased and then Rf must decrease accordingly, in order
to keep the transition frequency at the required value of 1GHz. Note that while the output
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capacitance is also increased by the increase of W1 and W2, the output pole stays at the
same frequency as the output impedance is automatically reduced accordingly by the in‐
crease of the bias current. The stability requirement (eq. 18) is thus satisfied. Larger transis‐
tors are intrinsically less noisy as gm is increased (see eq. 32). As a result, the TIA noise is
reduced when W1 and W2 are increased. This leads to a better receptor sensitivity. A W1 of
4 μm seems to be a good trade-off. Note that the output dynamic range is constant with W1
as it is only a function of ( gmId )1 and ( gmId )2 . Thus the input dynamic range and the maxi‐
mum input power increase with W1 because Rf is decreased. However, in any case, S is well
below Pinmax and the required sensitivity is then achieved. A very good sensitivity of approxi‐
mately 1μW is achieved at a wavelength of 405 nm. This demonstrates the potential of SOI
thin-film photodiodes for blue DVD and short-distance optical applications. The bias cur‐
rent is about 200μA which leads to a power consumption of:
Figure 8. a) Performance of TIA vs. ( gmId )2 b) idem for W1=4μm. BWtrans=2.π.1GHz, XA=3 and ST 0.13μm PD-SOI tech‐
nology.
Figure 9. Performance of TIA vs. W1. BWtrans=2.π.1GHz, XA=3 and ST 0.13μm PD-SOI technology.
Ptot =4×1.2V ×20μA=960μW (56)
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Table 1. Model Results for 1GHz 3 stages TIA design in a 0.13μm SOI CMOS technology
Modeled performances are in table 1. Numerical simulations of the designed circuit have
then be carried out using Eldo and a BSIMSOI model fitted for ST transistors. Both values of
transimpedance gain given by Matlab and by Eldo are very close from each other and
around 330 kΩ (fig. 10a). However, the BSIMSOI model used in Eldo is slightly different
from that we have used in the Matlab design. In the latter, we have indeed used technologi‐
cal curves (ft, transistor capacitances, transconductance, output conductances...) vs. gmid
which were extracted from ST transistors measurements done at UCL. The main differences
are slightly higher drain capacitances and higher Early voltages for the BSIMSOI model. The
slightly higher drain capacitance lowers the frequency of the non-dominant poles. It also de‐
creases the frequency of the dominant pole, but in this case this effect was more than bal‐
anced by the increase of Vea, which results in an increase in ANs and in the TIA bandwidth up
to 2.5GHz. This reduces the phase margin of the TIA compared to Matlab and leads to a
peaking of around 2.5dB in the transfer function given by Eldo. In order to increase the
phase margin and reduce the peaking, we can increase the value of Rf in the Eldo simula‐
tion. By increasing Rf up to 700kΩ, the peaking is reduced to a value below 0.1dB, the TIA
bandwidth reduces to 1.2 GHz, while the TIA transimpedance gain is increased by 2.1.
Figure 10. a) Comparison of transimpedance gain in dBΩ vs. frequency given by our model implemented with Matlab
and by Eldo numerical simulations. b) TIA output voltage variation, vout, to 1ns width photocurrent pulses given by El‐
do transient numerical simulations. The input photocurrent, iph multiplied by the TIA gain is also given as reference
signal. c) TIA output noise spectral power density, Svgout2  , vs. frequency given by our model implemented with Matlab
and by Eldo numerical simulations. The noise contribution from Rf and from the amplifier to the total spectral density
are given for the Matlab results. Rf=332.800k Ω.
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We then performed transient simulation of the transimpedance circuit (fig. 10b) for both Rf
values. The variation of the output voltage, vout to the 1ns width photocurrent pulses con‐
firms that in a simulation point of view, both circuits (identical amplifier, but different Rf
values) are suitable for 1 GBps applications. Compared to the circuit with Rf=700k Ω, that
with Rf=332.8k Ω has steeper response (as its bandwidth is higher) but higher overshooting
that requires a longer time to vanish (as its phase margin is lower). The multistage amplifier
voltage gain ANs that fixes the TIA bandwidth and phase margin, hence its stability, depends
on V eaN  . This Early voltage is difficult to model carefully, especially in deep sub-micron
process, as it can quite vary statistically with fabrication process and short channel effects. It
is therefore a critical issue in the design of multistage amplifier TIA. In order to handle it, a
sufficient phase margin has to be taken into account. In our case, the phase margin seems
sufficient despite the increase of Vea by about a factor 2. The possibility to tune the feedback
resistor in the design is another very interesting and efficient solution. This can be achieved
by using a transistor to implement Rf and by tuning its gate voltage.
Noise simulations were also performed with Eldo. Eldo spectral power density of output
noise voltage are close to Matlab results (fig. 10c). Below 200kHz, both Matlab and Eldo total
power densities are identical and are dominated by the feedback resistance contribution.
Above, the high frequency peak values are related to the low voltage amplifier power densi‐
ties multiplied by the voltage gain of the amplifier. The higher peak in Eldo is then ex‐
plained by the higher voltage gain compared to Matlab. The equivalent RMS value of the
input integrated noise given by Eldo is 41.5nA for Rf=332.8k Ω. This is a little higher than the
27.5nA predicted with Matlab due to the peak. For the Eldo simulations with Rf=700k Ω, this
noise reduces to 19.1nA. As can be expected, by increasing Rf, the input noise and sensitivity
performance of the receiver are improved.
3.8 Design methodology Summary
To summarize, in our multistage top-down design methodology, we first determine the op‐
timal number of stages (which is greater than 1 when the TIA bandwidth is not too close to
the transistors frequency limit ft of a given technology) to optimize the voltage gain of the
amplifier and hence Rf and the transimpedance gain. This maximum voltage gain was
shown to be limited by stability considerations and to impose a value on ( gmId )1 . The choice
of ( gmId )2 results from a trade-off between dynamic range and other performances, while W1
is chosen to compromise power consumption vs. noise and sensitivity.
4. Single-stage Transimpedance Amplifier Modeling
In this section we will focus on the design of a high-speed transimpedance receiver. The
term "high-speed" is in fact here related to technology and means that we have to design at a
ratio (ftmax/fttrans)) close to ten or less. In a 0.13μm SOI CMOS technology as used here, it corre‐
Photodiodes - From Fundamentals to Applications352
sponds to 10GBps application. As just discussed in the section 3.1, for this kind of applica‐
tions, the optimal number of stages is 1. This is simply due to the fact that there is no room
to place extra poles in the feedback loop to achieve stability. In fig. 4b, we can also see that
the ( gmId )1max  that we will choose to maximize the gain is low. Combined with the small
lengths of the transistors, this will lead to very low achievable voltage gains. If we optimize
the design for low voltage gain and high bandwidth, the value of the feedback resistor, Rf,
will be low and comparable with the value of the output impedance of the amplifier. In this
case the voltage gain will become dependent on Rf. A typical solution to this problem is to
use an output buffer. In our case, however, this has to be rejected as it would add an extra
pole in the feedback loop. We thus have to accordingly adapt our design scheme to take into
account the voltage gain dependency on Rf. In the text, we will call this new case of figure
the degenerated case compared to the previous one that we will refer as the non-degenerat‐
ed case.
4.1 Design Methodology of single-stage Transimpedance Amplifier
The schematic view of the single stage transimpedance is presented in fig. 11a. As previously,
to simplify the analysis of this shunt-shunt feedback circuit, we can rewrite its small signal
schematic in its canonical form [25] (fig. 11b). The amplifier is presented as a controlled cur‐
rent source with an output impedance to take account of Rf in the expression of the voltage gain
Ao (fig. 11b). The input capacitance, Cin, consists of the amplifier input capacitance, Cg1, and the
photodiode capacitance, Cph. The transimpedance gain in closed loop, Zcl is then:
Zel =
−Rf
(1 + Rf Cins).(1 + Coutsgout + gf )
Ao + 1
(57)
As previously, assuming that the dominant pole is that of the input, the bandwidth of the
transimpedance is given by:
BW trans =2π. f ttrans = AoRf Cin (58)
Dynamic range (eq. 54) and power consumption expressions (eq. 55) are not changed com‐
pared to the non-degenerated case, while voltage gain Ao and non dominant output pole,
which is also the bandwidth of the amplifier, BW1s now depend on Rf or its inverse gf:
Ao = gm1gout + gt BW1s =2π. f t1s =
gout + gf
Cout (59)
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By making these substitutions, however, noise analysis stays essentially the same. The total
output noise power spectral density of the transimpedance (eq. 34), is now given by:
2 2 2
2
2 2.
|1 . . | .( ) .|1 . | .|1 . . |
fR f inT Amp
out
f inT N
outA outT
Ns
Sv s R C SvgSv f R Cs s R CA
+ =
+ +
; (60)
where SvRf2  and SvgAmp2  are still given by eq. (30) and eq. (33). The RMS value of the noise is
still obtained by integration of Svgout2  (eq. 38). Again the integral can be approximated by the
sum of three fragments (see eq. 41, 42, 47 and eq. 48) from which, only the expression of the
amplifier high frequency noise has to be modified accordingly. Eq. (47) now becomes:
υ 2≃Ao 2.Sυg 2.( π2 f t1s − f ttrans) (61)
Figure 11. a) Photodiode and its transimpedance. b) Small signal diagram of the photodiode and the transimpe‐
dance. Above, with noise sources . Below, equivalent diagram in its canonical feedback form. c) Aomaxstab, Aomaxgain et
Aospec in function of ( gmId )1 for fttrans=0.5GHz and k=0.75, 0.5μm FD-SOI technology.
Even though the gain and the non-dominant pole now both depend on the value of Rf, the
dependence of one compensating the other, the condition of stability can be rewritten as a
condition on a maximum gain Aomaxstab exactly as in the non-degenerated case:
Ao ≤ ft(X c + X c2).XA. f ttrans = Aomax stab (62)
Again, we see that, for a given bandwidth and a given phase margin, i.e. for a given XA, the
maximal achievable amplifier gain dictated by stability conditions is imposed by technology
and inversion degree but is independent of Rf. It is this gain, which is maximum near strong
inversion (ft is decreasing, XC is increasing and XC2 is decreasing with ( gmId )1 ) (figure 11c),
that we would like to choose in order to optimize the performances of the circuit. However,
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as the gain depends on Rf, we cannot directly specify a value of ( gmId )1 as it was done in eq.
(28) for the non-degenerated case. Moreover, nothing now guarantees that this maximum
gain is achievable. Indeed, the gain given by eq. (59) can be rewritten:
Ao =
( gmId )1⋅ I d1
I d1
V eaL eq + gf
(63) (63)
where gf is unknown and linked to the gain by eq. (58). As we will now see, for a fixed gain
Aospec, one can derive the input transistor width, W1, from its length, L1, its gmid  and specifi‐
cation on the bandwidth. From these considerations we can derive the maximum gain ach‐
ievable against ( gmId )1 . Indeed, fixing Ao equal to Aospec, we find by eq. (58) a condition on
the RfCin product to satisfy the temporal specification:
Rf Cin =
Aospec
BW trans (64) (64)
By injecting this equation in the expression of the gain eq. (63), we find:
Aospec =
( gmId )1 · id n1. W 1L 1
id n1W1
V eaL eqL 1 +
BW trans(Cph + Cg1o.W 1.L 1)
Aospec
(65) (65)
We can write:
W 1= Cph .BWT( gmId )1 1L 1 −Cg1oBWT .L 1−Aospec 1L 1.V ea;L eq (66)
where Cg1o is equal to the input capacitor of the amplifier, Cg1, divided by W1 and L1 and is
related to ( gmId )1 . In order to keep W1 positive and finite, we need that the denominator of
this expression stay strictly positive. This gives the maximum achievable gain, which is an
increasing function of ( gmId )1 (see fig. 11c):
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2
max 1. [( )1 . . 1 ]gain ea eq T g o
gmAo V L BW CL LId= - (67)
Finally, we choose to satisfy the constraints and to optimize the performances of the circuit:
'max maxmin( . )gain stabspecAo kc Ao Ao= (68)
where kc is a proportionality factor strictly smaller than 1 according to eq. (67). fig. 11c
shows the evolution of the gain in function of the ( gmId )1 for kc=0.75. The maximum reacha‐
ble gain will then be close to the intersection of the two gain characteristics.
4.2 Design of a 10GHz single stage TIA in a 0.13μm PD-SOI CMOS technology
We now apply the design methodology presented in subsection 4.1 to the design of a
10GHz, single stage SVTA transimpedance amplifier in a typical 0.13μm PD-SOI CMOS
technology. The model has been implemented using Matlab. Again we used a typical photo‐
diode with a total length and width of 50μm. We first have to choose a value for ( gmId )2
based on Matlab results of fig. 12. As explained above, by increasing ( gmId )2 , the ratio of W2W1
increases as well as the ratio of the drain capacitance of M2 to the gate to source capacitance
of M1, XC2, compared to XC (the 
Cd1
Cgs1  ratio) for a given ( gmId )1 . Then the maximum value of
Aomaxstab that we can choose to ensure stability also decreases. As a result, Aospec decreases. Aswe are working at the technology frequency limit, the stability limitations prevail over the
feasibility (which is by the way independent on ( gmId )2 ). This reduction of Aospec induces a
reduction of W1 (see eq. 66) and then of Id1 and Cin. The reduction of Cin is however not suf‐
ficient to compensate the decrease of the value of Rf due to the reduction of Aospec (eq. 64).
Noise and then sensitivity performances are also degraded when increasing ( gmId )2 . The
noise in the mirror then increases (see eq. 33). However, in order to have acceptable dynam‐
ic range, a ( gmId )2 larger than 2 V-1 is required. Increasing ( gmId )2 is also beneficial for power
consumption. Finally a ( gmId )2 of 2.5 V-1 seems to be a good trade-off in between all these
considerations for a ( gmId )1 of 5 V-1.
However, we also have to determine the value of ( gmId )1 . This can be done using model results
of fig. 13. Again, the maximum gain is mainly dominated by Aomaxstab. The curve is a non-mono‐
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tonic one as ft and XC2 (as the ratio of W2/W1) mainly decrease, while XC decreases with ( gmId )1 .
The curve presents then a flat maximum between ( gmId )1 =4.5 to 6.5 V-1, which corresponds to a
minimum in W1 and a maximum in Rf (eq. 58). The current Id1 strongly decreases with ( gmId )1
up to these values as both idn1 and W1 decrease. When further increasing ( gmId )1 , Id1 keeps de‐
creasing but more slowly, as idn1 still decreases but W1 now increases. The input noise also
presents a minimum value of around 1.5μA that is mainly related to the maximum value of Rf
and, then, a minimum in sensitivity in the range of ( gmId )1 of 4 to 5 V-1.
Figure 12. Performance of TIA vs. ( gmId )2fttrans=10GHz, ( gmId )1 = 5 V-1, k=0.75, XA=3, Ad=2500μm2, 0.13μm PD-SOI CMOS
technology, Vdd=1.2V.
Figure 13. Performance of TIA vs. ( gmId )1 for fttrans=10GHz, ( gmId )2 = 2 V-1, kc=0.75, XA=3, Ad=2500μm2, 0.13 μm PD-SOI
CMOS technology, Vdd=1.2V.
Note that the small decrease in Rf around ( gmId )1 =4.5 V-1, while Aospec still increases is due to
the fact that Cph is increased (and then also Cin) by a decrease in Li in order to maintain the
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transit time in the diode despite the reduction of Vg1 due to the increase of ( gmId )1 . The dy‐
namic range increases as Vdssat1 decreases with ( gmId )1 and calls for a high value of ( gmId )1 . A( gmId )1 of 5 to 6 V-1 seems a good trade off. Finally, in this range, results shows that it is better
in terms of performances (Rf, noise, ...) to take a higher value of ( gmId )1 in order to gain on
dynamic range margin and then to be able to further decrease the value of ( gmId )2 . We then
take a ( gmId )1 of 6 V-1 and a ( gmId )2 of 2 V-1. Modeled performances are summarized in table 2.
Table 2. Model results for 10GHz single stage TIA design in a 0.13μm SOI CMOS technology
Figure 14. a) Transimpedance gain in dBΩ vs. frequency. b) Transimpedance output voltage variation, vout, to 0.1ns
width photocurrent pulses given by Eldo transient numerical simulations. The input photocurrent, iph multiplied by the
TIA gain is also given as reference signal. c) TIA output noise spectral power density, Svgout2  , vs. frequency given by our
model implemented with Matlab and by Eldo numerical simulations. The noise contribution from Rf and from the am‐
plifier to the total spectral density are given for the Matlab results.
Numerical simulations of the designed circuit have then be carried out using Eldo and a
BSIMSOI model fitted for the ST transistors. The simulated transimpedance gain is around
600 Ω, while the transimpedance bandwidth is 10 GHz (fig. 14a). We then performed transi‐
ent simulation of the transimpedance circuit (fig. 14b). The variation of the output voltage,
vout related to the 0.1ns width photocurrent pulses confirms that in a simulation point of
view, the designed circuit is suitable for 10 Gb/s applications. Noise simulations were also
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performed with Eldo. Eldo spectral power density of output noise voltage is in very good
agreement with Matlab results (fig. 14c). Below a few GHz, the total power densities are do‐
minated by the feedback resistance contribution. Above, the high frequency peak values are
related to the low voltage amplifier power densities multiplied by the voltage gain of the
amplifier. The equivalent RMS value of the input noise integrated up to 1013 Hz given by
Eldo is 1.76μA which is in perfect agreement with the 1.75μA predicted with Matlab.
4.3. Design of a 1GHz single stage TIA in a 0.5μm SOI CMOS technology and scaling
perspectives
In order to compare technologies and draw some conclusions on scaling, we have applied
the Matlab model to the design of a 1GHz single stage transimpedance in a fully depleted
0.5 μm SOI CMOS technology [30]. Again we are working at the technology frequency limit
here such that the stability limitation prevails compared to the feasibility. The evolution of
the performances with ( gmId )1 and ( gmId )2 in their principles are very similar to those of the
previous design and will not be explained here again. As expected, the most suitable ( gmId )1
is near that enabling the maximum gain. Modeled performances are summarized in table 2.
When comparing 0.13 and 0.5 μm technologies for the design of 1GHz TIA (see table 1 and
table 3), we first notice that the use of a more advanced technology has allowed to use 3
stages instead of one owing to a better ft. This allows for a real increase in performance of
the transimpedance (transimpedance gain Zcl increased by more than 16 times, sensitivity
improved by 7.5 times). The total transimpedance area should not increase since the use of
more stages should be compensated by a reduction of the length of the transistors while the
width is about the same. The power consumption is however increased in the 0.13μm tech‐
nology by a factor of 4. The higher bias current is mainly due to a much higher WL 1 ratio and
the higher number of stages while these are however partially compensated by the decrease
of Vdd. The power consumption can even be reduced by 4 in the 0.13μm design by reducing
W1 by 4 and then be equal to the 0.5μm design. In this case Rf but also the input noise will
increase leading to a slightly reduced sensitivity of 1.56μW (see fig. 9) but still more than 5
times better than the sensitivity of the 0.5μm design. The use of 0.13μm technology also al‐
lows for an increase of the photodiode performance (smaller capacitance and higher photo‐
sensitive to total area ratio owing to the reduction of the size of the P+ and N+ areas).
In a similar way, the uses of very advanced technology nodes with improved fT, such as the
22nm CMOS one with typical fT of about 400 to 500GHz (improved by about a factor 4 com‐
pared to that of a 0.13μm technology), could allow for improving the sensitivity of the re‐
ceiver at 10GHz by allowing for a multi-stage approach and a further reduction of Cph. Also
a single stage 40Gb/s could be attempted. A SOI integrated PIN photodiode with an intrinsic
length reduced to below 1μm could fulfill such requirements in terms of transit time cutoff
frequency, but with an increased capacitance [1]. This, coupled with the reduced intrinic
voltage gain of the single stage amplifier related to the reduced early voltage of ultra short
transistor, might result in too low Rf and sensitivity values. To compensate a reduced photo‐
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diode total surface but with no reduction of input power (i.e. relying on progress at the
emitter side: better focused optical signal, higher power density emission at the source,...)
might be necessary.
Table 3. Model Results for 1GHz single stage TIA design in a 0.5μm SOI CMOS technology
4.4 Design methodology Summary
To summarize our single-stage top-down design methodology, we have shown that, as the
voltage gain is now dependent on Rf, the maximum voltage gain is limited, on one hand, by
stability considerations (which usually prevail in weak or moderate inversion regime), and on
a second hand, by feasibility considerations (which usually prevail in strong inversion) and
that this results on a constraint on W1. The choice of ( gmId )2 results from a trade-off between
dynamic range and power consumption vs. voltage gain, Rf, noise and then sensitivity per‐
formance. The choice of ( gmId )1 results on a trade-off between dynamic range, which is maxi‐
mum towards the weak inversion, and the other performances, which are maximum near the
maximum gain (resulting of the stability and feasibility curves) in moderate inversion.
5. TIA experimental characterization
A single-stage 10GHz SVTA Amplifier was realized in the ST 0.13μm SOI CMOS technolo‐
gy. It is co-integrated with a PIN photodiode and a 50Ω output buffer for the RF measure‐
ments (fig. 15a). The latter has a 3mA bias current, a 0.79 voltage gain and a 1μA equivalent
input noise. Modeled and simulated receiver bandwidths were 10GHz, both before and after
insertion of the output buffer. TIA modeled performances are presented in table 4. These ex‐
pected performances are not as good as those reported in table 2. This is mainly because, in
the actual design, we imposed a transit time frequency of the photodiode 1.5 times higher
(i.e. 15 GHz) than the bandwidth of the TIA itself in order to make sure to measure the TIA
cutoff frequency. This in turn imposed a smaller intrinsic length to the photodiode and a
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higher diode capacitance. The gmid  's taken for the actual design are also a little bit more con‐
servative, leading to larger value of the widths of M1 and M2 and then to a larger amplifier
input capacitance. The total input capacitance is then larger in the implemented design, Rf
and Zcl are decreased which in turn also reduces the noise performances of the TIA.
Table 4. Model results for the realized 10GHz single stage TIA design in a 0.13μm SOI CMOS technology
Figure 15. Schematic of the fabricated TIA and its output buffer a) with the co-integrated PIN photodiode and b) with
the photodiode emulator used for the S parameter measurements
A DC transimpedance gain of 212Ω was measured which is in very good agreement with
the 214Ω gain predicted by the model. For the AC measurements, we used a modulated
1mW 830 nm laser. The remaining available optical power at the fiber output after modula‐
tion and fiber coupling losses was less than 0.01mW which is far below the sensitivity of our
receiver and made these measurements impossible. One solution could be to use a femtosec‐
ond pulsed laser either at 850nm or 425nm by frequency doubling for example. Because we
expected the problem of sensitivity with opto-electrical measurements, we had also de‐
signed a "photodiode emulator". The latter was a single transistor voltage amplifier with its
output connected at the input of the transimpedance (fig. 15b). The output capacitance of
this amplifier was designed to be very similar to that of the PIN diode while its output im‐
pedance was kept sufficiently larger than Rf in order to have an equivalent input TIA pole as
close as possible to the real case. By varying the gate voltage of the input transistor of this
Design of Multi Gb/s Monolithically Integrated Photodiodes and Multi-Stage Transimpedance Amplifiers in Thin-Film
SOI CMOS Technology
http://dx.doi.org/ 10.5772/50531
361
diode emulator, an equivalent photocurrent is created at the TIA input. This allows for the
electrical characterization of the TIA bandwidth. A photograph of the chip is shown in Fig
16a. S parameters measurements were done in the 40MHz-40GHz band. These measure‐
ments were obtained after a calibration to remove the impedance effect of the RF probes and
cables used to connect the device to the spectrum analyzer.
Figure 16. a) Photograph of the TIA chip. On the left: the TIA with the output buffer and the photodiode emulator
used for the S parameter measurements. On the right: TIA with the PIN photodiode and the output buffer. b) Meas‐
ured and Eldo-simulated curves of S21vs. frequency. Vdd=1.2V. VinDC=0.35V. VB=0.3V. Vbias=0.35V.
The bandwidth of the TIA is characterized by the S21 parameter which is equal to
gma.Zcl.Avout. It is dominated in the frequency band of interest by the transimpedance poles.
Avout is the gain of the output buffer which is a little less than one (-1.8dB) in the bandwidth
of interest. Measured curve of S21 vs. frequency is compared to the Eldo simulated curve in
fig. 16b. Both are very similar and have a bandwidth slightly exceeding 10GHz. The few dB
difference between the low frequency plateau of S21 is related to a small difference in bias
currents. The measured current consumption (equal to 2xIdB+2xId2+Idout) is equal to 5mA
while the simulated one is equal to 6mA. This confirms experimentally the ability of 0.13 μm
CMOS SOI technology for 10Gb/s transimpedance circuits.
6. Conclusions
In this chapter the design of the transimpedance amplifier, which is the most used receiver
front-end for high speed optical applications, has been investigated.
In the Optical Receivers Basics section, the simple resistor system was first presented as well
as its limitations. The transimpedance amplifier was then introduced and its basic theory
and concepts such as transimpedance gain, bandwidth and stability were derived. Impor‐
tant figures of merit to compare transimpedance amplifiers were also discussed as well as
some architectures most often used in the high speed communication area.
Then in the Design of Multistage Transimpedance Amplifiers section, we have presented
our top-down methodology to design transimpedance amplifiers in the case where the volt‐
age gain of the voltage amplifier used in the transimpedance amplifier is independent of the
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feedback resistor Rf. We have shown that this happens when the bandwidth of the transi‐
mpedance amplifier is not too close to the transistors frequency limit ft of a given technology
and leads to multi-stages approach. Our systematic design procedure was then applied to
the design of a 3-stages 1GHz bandwidth transimpedance amplifier in a 0.13 μm PD-SOI
CMOS technology. It has allowed us to determine the optimal number of stages (3) to opti‐
mize the voltage gain of the amplifier and hence Rf and the transimpedance gain. This maxi‐
mum voltage gain was shown to be limited by stability considerations. Model Results were
validated by Eldo numerical simulations.
Finally, in the Single-stage Transimpedance Amplifier Modeling section, we have presented
a top-down methodology to design transimpedance amplifiers when the voltage gain is de‐
pendent on Rf. This is the case for very high speed single stage transimpedance amplifiers.
In this case we showed that the maximum voltage gain was limited, on one hand, by stabili‐
ty considerations (which usually prevail in weak or moderate inversion regime), and on a
second hand, by feasibility considerations (which usually prevail in strong inversion). Our
design procedure was applied to the design of a single-stage 10GHz bandwidth transimpe‐
dance amplifier in a 0.13 μm PD-SOI CMOS technology and to the design of a 1GHz band‐
width single-stage transimpedance amplifier in a 0.5 μm FD-SOI CMOS technology. Model
Results were validated by Eldo numerical simulations and measurements.
Model results for the 3-stage 1GHz bandwidth transimpedance amplifier in a 0.13 μm PD-
SOI CMOS technology showed that Cin was very low owing to 1) very good AC performan‐
ces of thin-film SOI photodiodes (the monolithic integration which avoid bonding capacitor
is possible due to the availability of thin-film SOI diodes with 1GHz bandwidth and the
very low capacitance of the SOI PIN photodiodes themselves) and 2) the low capacitances of
MOS transistors in SOI technology. This fact combined with the high technology f tBW trans
ratio which has enabled the multi-stages approach, has allowed for chosing a very high
feedback resistor and then to achieve very high transimpedance gain and low noise opera‐
tion and this with a very low power consumption. Coupled with the very good responsivity
at 405nm (0.25 A/W) and the very low dark current (DC performances) of the thin-film SOI
photodiodes, a record sensitivity of 1μW (with a BER of 10-12) is projected. This shows the
adequacy of 0.13 μm PD-SOI CMOS technology for Blue-DVD applications where the todays
specifications are to be able to read input optical power of a few μW [9] but at a 4 times low‐
er bandwidth (250MHz). Coupled with the low responsivity of the thin-film SOI photodio‐
des at 850nm (0.005A/W), a sensitivity of 50μW or -13dBm is still achieved which is
considered as an adequate sensitivity receiver for optical communications and comparable
to CMOS realization reported in the literature using non integrated diodes with a 90 time
better responsivity [31]. This shows the potential interest of this technology for monolithical‐
ly integrated 1Gb/s optical communication receivers at 850nm or even to realize a blue DVD
player which is compatible with the previous red standard.
The design of a 1GHz bandwidth single-stage transimpedance amplifier in a 0.5 μm FD-SOI
CMOS technology has allowed us to draw conclusions on the evolution of the performances
vs. the CMOS technology scaling down, when compared to the previous design. We first no‐
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tice that the use of a more advanced technology has allowed us to use 3 stages instead of one
owing to its better ft for same TIA bandwidth. This has naturally allowed a real increase of the
performances of the transimpedance: transimpedance gain Zcl by more than 16 times, sensitiv‐
ity improved by 7.5 times, but at a 4 times higher power consumption in the 0.13μm technolo‐
gy. At same power consumption the receiver sensitivity in the 0.13μm technology, if slightly
reduced, still remains more than 5 times better than the sensitivity of the 0.5μm design.
Table 5. Overview of 10 Gb/s Transimpedance receivers in the literature. LP and CP stand respectively for inductive
and capacitive peaking techniques
Concerning the design of a single stage 10GHz bandwidth transimpedance amplifier in a
0.13 μm PD-SOI CMOS technology, the low Cin, due as previously to the monolithic SOI inte‐
gration, has enabled us to achieve the highest feedback resistor and one of the highest gain
and then the highest transimpedance gain-bandwidth product ZBW (see table 5), as we are
achieving one of the highest bandwidth reported for 10Gb/s (theoretically a bandwidth of
about 3/4 the data rate is sufficient so that 10 GHz could be related to 13Gb/s operation)).
This is achieved without using inductive (LP) or capacitive (CP) peaking techniques which
allows to increase ZBW (or the bandwidth for same Rf) but at the expense of chip area (in‐
ductors or capacitors to integrate), design complexity, need for tuning... Noise performances
are also very good, especially compared to other CMOS designs. The power consumption of
the TIA preamplifier (not the complete receiver) is one of the best achieved so far. However,
coupled with the low responsivity of thin-film SOI photodiodes at 850nm, a sensitivity of
1.35mW or +1.3dBm is achieved for this monolithically integrated receiver for 10Gb/s optical
communications at 850nm. At 405nm on the other hand, the same receiver achieves a high
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sensitivity of -13dBm. In order to increase the sensitivity at 850nm wavelength however, we
can try to increase the diode responsivity. Promising solutions such as the use of SOI CMOS
compatible GeOI photodiodes have been discussed in [1]. We can also try to further de‐
crease the transimpedance noise by increasing Rf. With a single-stage approach at a band‐
width of 7.5GHz, our model predicts a 850nm sensitivity of -1.25dBm. Combining this with
an avalanche gain of 4 that has been demonstrated with thin-film SOI PIN diodes at 10 Gb/s
[18], adequate sensitivity of at least -7dbm [8] should be achieved at 10Gb/s. To further im‐
prove the sensitivity, we think that the best solution is to attempt a multistage approach so
that the voltage gain (and hence ZBW) could be improved. By reducing the bandwidth to
about 7.5GHz and using inductive or capacitive peaking if necessary this could be achieved.
If not, the uses of very advanced technologies with improved ft, such as 22nm CMOS ones
with ft of about 400 to 500GHz (improved by about a factor 4 compared to that of a 0.13μm
technology), could allow for improving the sensitivity of the receiver at 10GHz by allowing
for a multi-stage approach and a further reduction of Cph. Finally, in such technologies high‐
er data rate could be attempted, e.g. a single stage 40Gb/s. A SOI integrated PIN photodiode
with a shorter intrinsic length could fulfill such requirements in terms of transit time cutoff
frequency [1], but with an increased capacitance value. This, coupled with the reduced in‐
trinic voltage gain of the single stage amplifier related to the reduced early voltage of ultra
short transistor, might result in too low Rf and sensitivity values. To compensate a reduced
photodiode total surface but with no reduction of input power (i.e. relying on progress at
the emitter side) might be necessary.
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